Abslract-We discoss the Limitations in power generation with Schottky diode and BBV diode frequency multipliers. It is shown that at lower frequenaes the experimental results achieved so far approach the theoretical limit of operation for the employed devices. However, at increasing frequencies the power drops with f' instead of the f' predicted by theory. lo this contribution we provide an overview of state-of-the-art resdb. A comparison With theoretically achievable multiplier performance reveals that the devices employed at higher frequenaes are operating inefficiently and the design. and fabrication capabilities have not reached the maturity encountered at lower TEz frequencies.
I. INTRODUCnON
mpressive results with regards to the output power from I varactor multipliers have been demonstrated by RF'G and others around 1 THz. The difficulty to repeat these results at frequencies above 2.5 THz is due to the fact that the doping concentrations for the Schottky varactor devices employed in these multipliers ought to be well above I-lO"/cm'. At these doping levels the CJC, ratio is lowered and the efficiency rapidly deteriorates. Another important factor is the high maturity required for fabrication and design of multiplier circuits.
It is therefore important to understand the limiting mechanisms in varactor based multipliers at THz fiequencies and develop design tools, which would enable the optimisation of the varactor device and the multiplier circuit.
In this contribution we present an overview of the achieved experimental and simulated results and show simulations of Figure 1 and Figure   2 for output power and efficiency versus frequency, respectively.
G. Loah is
A remarkable advancement can be observed from the introcbction of planar Schottky diodes. Most planar SD outperform the whisker-contacted devices both in output power and efficiency. This is especially true for higher frequencies. This could be partly due to better embedding of the device into waveguide mounts or into quasi-optical structures.
--X2 X2 X3 X2 chain Output Frequency ( GHz ) It can be assumed that the losses in the waveguide and planar structures are not responsible for this additional decrease in output power at increased frequencies, because these would show up gradually over the frequency.
From our simulations of the theoretical limit of multiplier performance we can confirm this assumption and conclude that the semiconductor devices are responsible for the larger slope in the output power versus frequency. Therefore, it is interesting to identify the possible effects giving rise to this behaviour.
THEORETICALLR*II7 FORMULTIPLWPERFOF3vlANCE
Individual and cascaded multipliers have been simulated from 100 GHz up to 2.6 THz using Agilent ADS2000
simulator and the built in Schottky diode model. This device model does not account for barrier-lowering, avalanche breakdown, tunnelling, or velocity saturation. It can therefore be used to set a theoretical limit to multiplier performance It can be depicted from Figure 1 and Figure 2 that a major ~O P in efficiency and power is due to an inefficient utilization of the diode devices. The results presented in the figures are based on the simulation of a multiplier chain, At lower frequencies the voltage dependence of the junction starting with a frequency of 110 GHz fundamental Gmn capacitance, which is used to achieve frequency operating frequency. Two approaches have been investigated The parameters for devices employed in the simulations are provided in Table 1 . The opemthg conditions can be depicted from Figure 4 and Table 1 . Simply scaling the capaciace treatment of humelling lranspofi image-force effects, and nonwustant recombination velocity. Impact-ionisation is also included in the simulator. 60m p&ous lower 6equency Gplers we-concluded that a zero-bias capacitance of 2-3 fF is an appropriate Starring point for 3x880 GHz. All scaled devices are indicated as SDD in Table 1 . Table 1 This simulator allows us to conmently design the multipliers taking into account both the device structure (doping and length of the epilayer, and area of the device) and the embedding circuit (bias, available powr and loads at different harmonics).
One importaut conclusion of the analysis of the multiplier chain with this simulator, Table 2, is that the predicted efficiencies are much lower than the ones presented in Table 1 . The main reason is that this physics-based simulator accounts for limiting mechanisms such as avalanche breakdown, velocity saturation, and increase in the series resistance with the input power [2]. Table 2 Table 2: Summary of the multipliers analysed with the physical numerical simulator.
On the other hand, it is possible to identify several shortcomings in the design of a multiplier chain that degrade its performance in terms of available output power.
a
The aim in the different stages of the multiplier chain is to maximise the output power at the desired harmonic. If the available input power is high enough, we can maximise the output power at the expenses of the conversion efficiency. However, maximisation of the output power for a fixed input power implies maximisation of the efficiency. An adequate selection of the anode area is sufficient to solve this uroblem. Firmre 5 shows the The appropriate selection of the doping in the epitaxial layer can alleviate the limiations in the g e n e " of power at harmonics dwe to velocity sahuation. Figure 6 shows the improvement in the conversion efficiency for a tripler 3x88oGHz w k u the doping level in the epitaxial layer changes fium N,=2.3iO1'm-' to 
V. CONCLUSION
The limitations in power generation with Schottky diode frequency multipliers have been discussed and state-of-theart published results have been presented It is shown that at lower frequencies the experimental results achieved so far approach the theoretical limit for the employed devices. However, at increasing fiequencies the power drops with I/f' instead of the I/f * predicted by theory. This discrepancy is attributed to the inefficient use of the available devices which indicates that more output power can be expected h m frequency multipliers at high operating frequencies Simulated results for the theoretical limit in output power and efficiency are presented along with more detailed simulations using advanced physical models. The output power h m a multiplier cham has been simulated to be 33pW at 2640 GHz with a cascaded overall efficiency of 8.1 l(r. These efficiencies although low still Mdperform the best photonic mixer efficiencies published so far, which is a potential altemative to fiequency multipliers.
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